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Abstract— Transient and endurance mechanisms in high-
performance embedded non-volatile memory flash devices are
investigated in detail. An extraction methodology combining
measurements on equivalent transistors and flash cells is pro-
posed to discriminate the effects of defects on program/erase
(P/E) efficiencies and on DC characteristics. A semi-analytical
multiphonon-assisted charge trapping model is used to investigate
the role and the impact of trapped charges on channel hot-
electron injection and Fowler-Nordheim efficiencies, threshold
voltage variations and endurance characteristics.
Index Terms—flash endurance, interface traps, multiphonon
trapping model
I. INTRODUCTION AND OBJECTIVES
The improvements of program and erase (P/E) efficiencies
in embedded non–volatile random-access memory (eNVRAM)
flash cells in deep-submicron technologies are leading to
significant challenges to be faced to preserve device endurance
and retention. Indeed, aggressive and degrading techniques are
used for injecting/removing the stored charge. Nevertheless,
the channel hot elecron injection (CHEI) mechanism remains
the preferred approach for embedded applications where pro-
gramming speed is a priority. Therefore, understanding the
physical aspects underlying these processes is required by
technology development engineers, optimizing the technology
process, as well as IC designers, focusing on worst-case anal-
ysis after device aging. Measurement extraction and modeling
techniques are thus important to understand the role of key
process parameters on transient performance and endurance.
Compact and analytical models of eNVRAM devices used
in industry do not usually consider the physical mechanisms
involved during the P/E of a flash memory cell. In particular,
only read conditions are analyzed using simplified MOS mod-
els, where the threshold voltage Vth of the device is changed
according to the state of the cell (programmed/erased) [1].
This excessive simplification represents a major limitation for
IC designers, requiring an accurate estimation of the program-
ming current and of the influence of soft-programming disturbs
on the stored charge. Additionally, analytical models for simu-
lating flash transient mechanisms are usually decoupled from
the DC model of the device and oversimplified to facilitate
parameter extraction, but compromising scalability [2]. These
models are not suitable for worst-case analysis after device
aging, and a direct estimation of the degradation of the
characteristics is difficult to achieve.
In this work, an extraction methodology to decouple the
effects of device degradation on endurance has been validated
using a fully comprehensive model for flash devices with
transient and device aging capabilities. The semi-analytical
model is based on a multiphonon-assisted charge trapping
approach and it has been used for the physical understanding
of endurance. The endurance extraction methodology based
on transient measurements is described. Its application to
different process splits has been shown and correlation with
process variation is illustrated. The generation and the effects
of interface traps on transient mechanisms are investigated
using the proposed model.
II. DEVICE INTEGRATION AND CHARACTERIZATION
Small memory matrices of flash devices in NOR configura-
tion have been integrated and characterized in a high perfor-
mance 65nm derivative technology, using process variations on
tunnel oxide (TOX) formation and implant of the low-doped
drain (LDD) region. The considered structure is a single Flash
cell with terminals D (drain), S (source), B (bulk), C (control
gate) and F (floating gate).
DC, transient and endurance characteristics are measured;
Fowler-Nordheim (FN) tunneling and CHEI have been adopted
to erase and program the device, respectively. A progressive
sequence of P/E and read operations is used to measure the
Vth dynamics during the operation. Additionally, programming
by FN is considered for degradation studies. In this work, Vth
corresponds to the control gate voltage VCB needed to achieve
a cell current of 8µA with a drain voltage of 0.7V.
Endurance characteristics are obtained through the mea-
surement of the Vth of the cell in erased and programmed
states (V Eth and V Pth , respectively) after a high number of P/E
cycles. Dummy equivalent-transistors are characterized in DC
using the configuration also valid for flash; these devices are
investigated applying the same electrical conditions that the
flash experiences. Eventually, the approximated floating-gate
voltage VF has been calculated from the control gate bias VCB
using the proposed model and applied to the gate of the device
to stress the TOX.
III. MODEL DESCRIPTION AND VALIDATION
Figure 1 shows an overview of the modeling blocks im-
plemented in the semi-analytical model for simulating flash
devices. This method is based on a charge sheet analytical
model (CSM [3]) for DC analysis, the Tsu-Esaki numerical
approach for tunneling mechanisms [4], and a physical non-
local model for CHEI [5]. A numerical multiphonon-assisted
978-1-4577-0226-6/11/$26.00 ©2011 IEEE
trapping model inspired on a rigorous quantum mechanical
approach [6] is included to simulate the effects of interface
traps on the electrostatics [7].
Fig. 1. Building blocks of the proposed semi-analytical model for flash
devices. The model is built around a charge sheet analytical model (CSM) [3]
including: a fully scalable physical compact model for CCF for 3D fringing
effects [8], a charge balance equation solver to calculate the floating gate
voltage VF [9], a non-local model for CHEI [5] and the Tsu-Esaki model for
the calculation of the injected/tunneling charge Qinj [4], a multiphonon-
assisted numerical trapping model following [7]. The latter is adopted to
determine the total trapped charge density ρif
T
at the tunnel oxide interface
with a multiphonon-assisted approach [7].
Transient mechanisms in flash devices have been studied
after fabrication to show the model prediction in both erase and
program nominal conditions. Figure 2(a) compares simulation
results with measurements of the dynamics of the erase by FN
tunneling. A sequence of erase pulses (VCB from -16.5V to
-18V) is applied to the control gate and the Vth of the cell is
measured after each pulse. The same operation has been also
performed for programming the cell using CHEI (drain pulse
VD = 4.2 V; tr = 50ns; tf = 50ns; tPW = 200ns - control
gate at a constant VCB = 7V and 8V) (Figure 2(b)).
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Fig. 2. Simulation results (lines) compared to transient measurements
(symbols). In (a) the threshold voltage of the device is decreased by applying
a progressive series of erase pulses of magnitude ranging from -16.5V to -
18V, and sensing the Vth after each pulse. In (b), Vth increases upon the
application of program pulses on the drain terminal. Both models are scalable
and offer good bias dependency.
IV. DEGRADATION AND ENDURANCE CHARACTERIZATION
When cycling the device, the tunnel oxide is subject to
FN electrical stress during erase and CHEI stress during
program. Figure 3(a) shows the effects of electrical stress
during cycling, inducing a modification of the Vth window,
W = V Pth − V
E
th . Both FN/FN and CHEI/FN P/E opera-
tions are characterized and reproduced using the described
methodology. In the former case, the cell is programmed
and erased by FN operation (program: pulse width 10ms;
VCB = 18.9V - erase: pulse width 1ms - VCB = −17.65V )
and the Vth is measured after P/E operations. Two effects
can be identified in this configuration: (a) both the V Eth and
V Pth increase, (b) the increase of V Pth is less pronounced than
V Eth (thus W decreases). In the latter case, the endurance
characterization has been performed by cycling the cell with
CHEI for programming and FN for erasing. Two phenomena
are identified also in this case: (a) V Eth increases due to the
progressive filling of interface traps delaying inversion; (b) V Pth
initially decreases, inducing the closure of the window after
moderate cycling, and then recovers.
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In (a), direct Vth measurements after cycling using FN/FN and CHEI/FN
operations for programming and erasing the cell, respectively, are shown. In
(b), window extraction for CHEI/FN regime using the proposed methodology
to decouple transient and DC degradation effects.
V. PHYSICAL INTERPRETATION AND EXTRACTION
Border and interface defects traps attributed to the gener-
ation of sp3 Si dangling bonds (Pb centers [10]) are created
when the oxide layer is electrically stressed, such as during
cell cycling. The amphoteric nature of Pb centers, being able to
capture or emit an electron (+/0/-), cause performance reduc-
tion in CMOS devices, Vth shift, gm reduction, subthreshold
slope degradation, P/E efficiency reduction [11]. Additionally,
fixed negative charges are stacked in the oxide layer causing an
additional permanent shift of the characteristics. Figures 4(a-b)
show the simulated and measured IDS /VC curves as cycling
increases: the gradual filling of defects by electrons in de-
graded devices induces a negative charge close to the interface
and retards inversion. As a consequence, Vth increases of a
quantity ∆V Rth
∆V Rth(ncycles) = Vth(tR, ncycles)− Vth(tR, 0) (1)
where tR is a time chosen such that the initial state of the
device does not affect the dynamics; ncycles is the total number
of P/E cycles. Also the subthreshold slope is degraded and the
gm is reduced. The model reproduces well this behavior.
The influence of degradation on erase mechanisms is an-
alyzed in Figure 5(a): ∆V Rth affects the Vth vs. erase time
measurements due to trap filling in inversion. This contribution
taken at tR = 0.2ms has been removed by vertically shifting
all the curves (inset of Figure 5(b)).
The erase efficiency degradation, corresponding to the
threshold voltage ∆V Eeffth , can be identified as the variation
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Fig. 4. IDS vs. VCB characteristics ((a) simulations; (b) measurements);
in (a) the curves for both erase (blue) and programmed (red) states are
shown. Dashed curves indicate fresh devices, while for solid curves a
Gaussian distribution of traps is added in proximity of the TOX/substrate
interface, affecting the sub-threshold slope and shifting the Vth of both the
memory states of a voltage ∆V R
th
. Model results have been validated on DC
measurements during cycling (b).
of slope in the latter plot. A quantifiable estimation of this
degradation is given by:
∆V Eeffth (ncycl) = Vth(tE , ncycl)−∆V
R
th(ncycl)− Vth(tE , 0)
(2)
which represents the threshold voltage that cannot be re-
stored when erasing the degraded cells for a given erase
time tE =1ms. The erase efficiency degradation is thus very
limited with respect to the effect of filled traps ∆V Rth on the
electrostatics. Indeed, the ∆V Rth vs. cycles curve on Figure 5(b)
shows that the apparent erase performance degradation, i.e. the
V Eth increase in Figure 3(a), only corresponds to a change of
the device electrostatics due to traps filling.
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Fig. 5. Extraction methodology to determine ∆V R
th
and ∆V Eeff
th
from erase
transient measurements. (a) Raw transient measurements performed after a
different number of cycles. Due to the contribution of traps filling, the initial
state of the cell is not the same and thus measurements need to be aligned
by subtracting ∆V R
th
(ncycles) (inset of (b)). ∆V Rth(ncycles) can also be
extracted from DC measurements in Figure 4(b). The inset shows how erase
efficiency is minimally affected by degradation (identical slope of the curves).
(b) ∆V R
th
vs. ncycles following the trend of the window baseline.
The same extraction has been performed in program condi-
tions (Figure 6). In this case, the cell has been previously over-
erased to exhibit the full transient dynamics. Figure 6(a) shows
raw transient measurements before data processing; in the inset
of (b), the ∆V Rth contribution is removed so that the initial
charge on the floating gate be the same for all the stress/cycling
conditions. In the inset of (a), the Vth − ∆V Rth is plotted as
a function of the effective program time, measured starting
from the instant where the threshold voltage is V Eeffth . The
program efficiency degradation can be identified in the latter
plot as the threshold voltage variation ∆V Peffth that cannot be
restored after a given arbitrary program time tP = 4µs:
∆V Peffth (ncycles) = Vth(tP , ncycles)−
∆V Rth(ncycles)− Vth(tP , 0) (3)
The program efficiency is thus sensibly affected by device
degradation after stress and plays an important role on the
window dynamics.
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Fig. 6. Extraction methodology to determine ∆V Peff
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from program
transient measurements of Vth vs. programming time. (a) Raw transient
program measurements performed after a different number of cycles. In this
case normalization has to be performed removing the contribution ∆V R
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of
filled traps (inset). (b) ∆V Peff
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vs. ncycles representing the degradation of
program efficiency.
The physical interpretation of the P/E efficiency degrada-
tion is illustrated in Figure 7, where a Poisson-Schroedinger
simulator including a multiphonon-assisted trapping model [7]
has been used to evaluate the band structure, the electro-
statics and the tunneling current through TOX. Figure 7
shows the difference of band structure and gate current, in
inversion/programming regime (VCB ≥ 10V) for an erased
cell when acceptor like (0/-) traps are taken into account.
The presence of trapped charges delays inversion and strongly
reduces the tunneling current, causing program efficiency
degradation in both FN and CHEI regimes. As the CHEI
current is also dependent on the channel current IDS , the CHEI
efficiency is more sensitive to degradation.
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Fig. 7. Gate leakage current of flash devices evaluated with an advanced
PS simulator and band diagrams in accumulation/erase regime (left inset) and
inversion/program regime (right inset). The charge distribution in inversion is
also plotted near the floating gate region and the trapped charge in proximity
of the SiO2/Si interface can be identified.
The semi-analytical model has been used to confirm experi-
mental results of P/E performance degradation. Figure 8 shows
the effects of the trap concentration in the oxide for FN and
CHEI program transient operations, respectively. Finally, 3D
TCAD simulations have been performed taking into account
realistic dopant profiles in the cell using a commercial model-
ing tool [12], to study degradation phenomena and identify the
defect localization. e− tunneling in FN regime is concentrated
on the floating-gate area overlapping with the substrate side
wall near the overetched region of the STI edge (divot -
Figure 9(a)), while CHE injection mainly occurs from the
Lightly Doped Drain region (LDD - Figure 9(b)).
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Fig. 8. Transient simulations showing the effects of device degradation on
CHEI (a) and FN (b) program efficiencies for different trap concentrations. In
both cases, uniform Gaussian trap distributions along the channel are placed
at the Si/SiO2 interface. In (a), the gain is reduced due to the presence of
interface traps decreasing the channel current, the electron distribution and
consequently the injection current. In (b), trap filling causes inversion to be
delayed, reducing the tunneling current.
Fig. 9. 3D TCAD simulations to identify the points subject to high electrical
stress during in accumulation/erase (a) and inversion/program (b). In the
former case the current flows through the floating gate divot region. In the
latter case, the current is concentrated in the LDD region where electrical field
and injection are higher. Darker areas identify regions with higher current
densities.
The proposed extraction method can be applied to the
physical understanding of endurance characteristics: several
process splits are considered, showing a large spread in W .
Figures 10(a-b) group the results of process variations where
the LDD implant characteristics are varied, while Figures 10(c-
d) show the results of devices, where the oxide formation
process is varied. The window W variations and the baseline
trends for both the subsets are presented in Figure 10(b-
d). Figure 11 shows the correlation between the Vth of the
dummy device (V TREQth ) after 100s stress in both FN and
CHEI and the cell window after 200k cycles. The tendencies
evidence both the correlation between LDD splits and CHEI
degradation, and TOX splits and erase efficiency.
VI. CONCLUSION AND PERSPECTIVES
Transient and endurance characteristics in embedded flash
memory devices have been characterized and modeled using a
physical extraction methodology and a novel semi-analytical
approach. The proposed model enables to study the effects
of electrical stress and the role of border traps on the device
electrostatics and transient characteristics. The role of traps
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and their impact on DC characteristics and P/E efficiency
has been decoupled and the extraction methodology applied
for endurance analysis. The model can be adopted by tech-
nology development teams, studying the impact of structure
morphology and process variations, as well as by IC designers,
engineering the decoding and voltage multiplying circuits to
achieve the final product performances.
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